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i 
Problem Description 
To this day, there are several challenges towards fault tolerant control of the Multilevel 
Modular Converter. Published research in this field are few, but rapidly increasing. The 
student shall investigate the feasibility of a novel approach to continue operation after a 
component fault. 
In the fault tolerant state, the line to line voltages should remain equal to the pre-fault 
condition. The student is expected to include theoretical evaluation and simulation testing. A 
hardware prototype should be built to verify simulation results. 
The thesis work is collaboration with Siemens Energy in Trondheim. 
Simulation Part 
A simulation model with a constant DC-link and a passive load shall be constructed. The 
references will hereby be constant and only pulse width modulation and capacitor voltage 
balancing is needed for control. 
Experimental Part 
The experimental part will consist of reconfiguring a prototype available at NTNU. This shall 
be done in cooperation with the workshop at NTNU. The prototype shall be well documented 
to facilitate future use by others. 
Assignment given: Trondheim – 22.01.14 
Supervisor: Professor Lars Norum, Department of Electric Power Engineering 
Co-Supervisor: Anandarup Das, Senior Development Engineer, Siemens Energy, Trondheim 
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Sammendrag 
 
Denne hovedoppgaven har handlet om virkemåten av en flernivå frekvens-omformer (MMC), 
og feiltolerant kontroll av denne. MMC er en spenningsomformer (VSC) som er satt sammen 
av mange mindre moduler (SM). Teknologien rundt MMC utvikler seg raskt, og forskning 
pågår for å utvide bruksområdene. MMC er fordelaktig for å fortsette levering av kraft etter 
en feil fordi den er bygd opp av mange moduler. Hvis det har oppstått en feil i en SM, kan den 
kobles ut av kretsen.  
Det har blitt utviklet en ny metode for feiltolerant-kontroll basert på en idé om å modifisere 
referanseverdiene som brukes til modulasjonen av omformeren. Dette for å oppnå balanserte 
linje til linje-spenninger. Metoden retter seg mot feil som oppstår i en av SMene. 
Hovedfordelen med denne metoden er at den bruker potensialet i de fasene som ikke har feil 
for å opprettholde de samme spenningsamplitudene som før feilen oppsto. Dette kan redusere 
kostnadene til omformeren. 
Metoden, her kalt Referanse Modifikasjons Metoden (RMM), har blitt undersøkt både 
teoretisk, ved simulering og testing i laboratoriet. Teoretisk undersøkelse av den nye metoden, 
viser et klart potensiale. Verdien av metoden avhenger av antall moduler i omformeren. 
Mange moduler gir større gevinst. Under enkle datasimuleringer viser metoden til bra 
resultater. Spenningene og strømmene forblir balanserte med de samme amplitudene som før 
feil. 
Verdien av RMM har vist seg å ha stort potensiale basert på resultatene i denne rapporten. I 
resultatene fra datasimulering og laboratorieoppsettet aviker den fundamentale 
spenningsamplituden med omtrent 15% ved normal kjøring. Avviket kan blant annet skyldes 
feilaktige antagelser om resistive tap i simuleringsmodellen. Da laboratorieoppsett ble kjørt 
med RMM, viste målinger forventede armspenninger. Fase spenningene er balanserte, men 
viser et amplitude avvik på 6-7% og linjespenningen 4-5% fra normal til RMM-kjøring. Det 
ble målt uventede topper i strømmene i den fasen med feil. Det er ikke antatt at disse toppene 
skyldes metoden men heller hvordan testen ble gjennomført. Videre undersøkelser burde bli 
gjort for å verifisere metoden I et laboratorieoppsett. 
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Summary 
 
In this thesis work, fault tolerant control and operation of a Modular Multilevel Converter 
(MMC) has been investigated. The MMC consists of multiple Sub Modules (SM). The MMC 
technology is rapidly evolving, and research is ongoing to make it suitable for more 
applications. Uninterruptable power distribution is more crucial than ever due to an increasing 
dependence on electric power supply for several operations, and the cost related to blackouts. 
The modularity of the MMC is advantageous for uninterruptable operation. If one SM fails, it 
can easily be bypassed and the converter can continue to operate. For the MMC the 
availability is very high, although the amount of components leads to a lower reliability than 
some of the conventional multilevel converters.  
A new fault tolerant control has been developed based on an idea of modifying the reference 
waveforms that is used in the modulation. This is to maintain balanced line to line voltages. 
The method addresses faults that occur within one of the SMs. The advantage of this method 
is that existing redundancies in the non-faulty phases is used to maintain the same voltage 
amplitudes as in the pre-fault state. This can potentially reduce the cost of the converter. 
Investigation of the Reference Modification Method (RMM) has been done theoretically, by 
computer simulation and in the laboratory. Theoretically the RMM has proven valid. The 
commercial value of the method is assumed to depend greatly on the amount of SMs present 
in the design. The computer simulation results indicate that the voltages and currents remain 
balanced and with the same amplitudes as in pre-fault condition. 
The RMM shows great potential based on the results in this report. Steady state values from 
simulation and hardware differ with approximately 15 %. This deviation is expected to be 
caused by underestimation of resistive losses in the hardware circuit. When the RMM was run 
on the hardware setup, arm voltage measurements showed the expected shapes and 
amplitudes. The phase voltages show a deviation by 6-7% from the steady state values and the 
line voltages a deviation of 4-5%. Unexpected arm current peaks in the faulty phase were 
observed. It is expected that these occurred due to how the test was conducted and not the 
method to be tested. Further investigation of the method should be done to verify the results 
in this report. 
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Theory is when you understand everything but nothing works. 
Practice is when everything works but nobody knows why. 
In our lab, theory and practice are combined;  
nothing works and nobody knows why. 
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Chapter 1      
Introduction 
1.1 Background 
MMC is a Voltage Source Converter (VSC) which comprises multiple Sub Modules (SM). It 
is in use for High Voltage Direct Current (HVDC) applications and is advantageous because 
of the lower need for filter in contrary to conventional two level VSC. The multiple voltage 
levels produce a sinusoidal voltage with few lower order harmonic contributions. The MMC 
technology is rapidly evolving, and research is ongoing to make the MMC suitable for more 
applications. 
Uninterruptable power distribution is more crucial than ever due to an increasing dependence 
on electric power supply for several operations, and the cost related to blackouts. The 
modularity of the MMC is advantageous for uninterruptable operation. If one SM fails, it can 
easily be bypassed and the converter can continue to operate. This property is very beneficial 
for installations where equipment is difficult to access. To fully benefit from this, a complex 
controller is required to detect the fault and continue to operate after bypassing the faulty SM 
It is also important to have an acceptable transient period to ensure that the other components 
in the converter are not damaged. For the MMC, the availability is very high although the 
amount of components leads to a lower reliability than some of the conventional multilevel 
converters. 
1.2 Scope of Work 
This study focuses on the change of Pulse Width Modulation (PWM) reference waveform as a 
mean to obtain a Fault Tolerant Control (FTC). The goal is to maintain balanced line to line 
voltages with the same amplitude as before the bypass. 
The work to be done in this project can be divided into three parts; theoretical, computer 
simulation and physical experimentation. For all three parts, a thorough evaluation of steady 
state operation of the MMC will be performed. This evaluation has two goals; first, it is 
important to understand the steady state operation in order to develop a good fault tolerant 
control. Second, the results from the fault tolerant state should be compared to the steady state 
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results for verification of the control effectiveness. This thesis work will be based on the 
author’s work in TET4520 Electric Power Technology, Specialization Project.  
After a theoretical basis is developed, a MMC model will be developed and simulated. 
MATLAB Simulink and the SimPowerSystems toolbox will be used.  
The results from the fault tolerant control by computer simulation will be evaluated before 
implementing the new method in the hardware setup. The reason for this is; first, it reduces 
the risk of over currents and voltages in the hardware caused by faults in the control 
algorithm. Third, it increases the credibility of the comparison between hardware and 
software results. Wrongly made simplifications and assumptions in a simulation model, will 
show more clearly if the results have been evaluated before the hardware results are gathered. 
The hardware setup will also be operated at low voltages first, to limit the risk of damage by 
over currents and voltages. 
There exist several different MMC topologies, but this project will focus on the DC/AC 
double star chopper-SM type.The control system to be used for the setup is called dSPACE. 
Speedgoat was considered, but based on experience from a former master student it was 
disregarded [1]. The amount of SMs is restricted by the amount of digital outputs from the 
control system to be used for the hardware setup. In order to compare the simulation and 
laboratory results, the amount of SMs should be the same.  
1.3 Report outline 
The structure and general outline is: 
Chapter 2: In order to investigate the fault tolerant behavior of the MMC, a general 
understanding of the operation principle is necessary, and is presented here. This chapter 
covers the fundamental aspects of the MMC. 
Chapter 3: Introduction to fault tolerant control and presentation of relevant vocabulary. The 
mathematical description of the Reference Modification Method can be found here. A short 
description of the procedure to investigate the feasibility of the method is also included. 
Chapter 4: The simulation model’s parameters and results can be found in this chapter. The 
results are divided into one section for the steady state and one section for the fault tolerant 
state. The results are analyzed based on Fourier analysis. 
Chapter 5: The construction and control system of the hardware setup is presented in this 
chapter. The construction of the hardware has been described in detail to ease use in future 
projects. Steady and fault tolerant state results are presented and discussed. 
Chapter 6: A comparison of the results obtained from the simulation and the hardware setup 
is presented. The chapter is completed by a summary of possible sources of errors in this 
project. 
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Conclusions and Further Work: Outlines the important conclusions that can be drawn from 
the results obtained in this project. Further work on this topic is suggested. 
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Chapter 2      
Principle of the 
Fault Tolerant Modular Multilevel 
Converter 
Introduction 
In this chapter, an overview of the steady state operation is presented. First, some of the main 
advantages and disadvantages with this topology are described in 2.1. Second, the circuit 
components and their dynamic behavior are presented in 2.2 and 2.3. Third, the control of 
switching signals and capacitor voltage balancing are explained in 2.4 and 2.5. 
2.1 Advantages and Disadvantages for the MMC 
There are multiple modular VSC topologies presented in literature. For this project the 
DC/AC double star chopper-SM type will be studied. When the name MMC is used in this 
report, it is implicit that it is referred to this topology. In literature, it is also called the M2C. 
The MMC offers some advantages and unique features, and the most important for this thesis 
are presented as follows [2] [3]. 
 Its AC voltage has low harmonic contents due to harmonic cancellation among 
multiple Sub Modules (SM), and therefore the need for a filter is greatly reduced. 
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 The currents in MMC arm and DC link are continuous, and the DC link capacitor can 
be omitted. 
 The switching frequency for each IGBT is lower than for conventional two-level VSC. 
 In a DC link short circuit fault, only some of the SM capacitors are discharged and the 
discharging current is limited by the protection choke in the arms. Therefore the 
system recovers fast. 
 The system can remain operative even when a few SM are out of order. 
2.2  MMC Topology 
The MMC topology is presented in Figure 2-1. As described in [4], the three-phase MMC can 
be divided into three legs, one for each phase. Each leg consists of two arms, the upper arm 
and the lower arm. The arms are made out of N SMs each, also called cells or modules, which 
for starters can be considered as controllable DC voltage sources. The output voltage  of these 
sources is either 0 or vC. 
Ideally, vC is equal for all SMs. Each arm can therefore be considered as an AC controllable 
voltage source which is visualized in Figure 2-2. Each source will produce a sinusoidal output 
with a DC offset. The amount of voltage levels that can be achieved in each arm is N+1 [5]. 
As described in [6], N SMs are inserted and N SMs are bypassed in one leg at any given time. 
The DC-link is parallel to the phase legs so the combined voltage across each leg is equal to 
the input DC-link.  
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Figure 2-1 Three-phase MMC 
By switching the SMs in the upper and/or lower arm, the output voltage is adjusted. The 
MMC is in use for the HVDC PLUS and the SVC PLUS technology delivered by Siemens 
[3]. A typical converter arrangement of 400MW would require more than 200 SMs. The SMs 
can be designed in different ways [7]. 
 
Figure 2-2 Controllable Voltages Sources [8] 
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In Figure 2-3, the output phase to ground voltage waveform of the MMC is presented. The 
sum of the SM voltages in the upper and lower arm is shown by the light green and dark 
green arrows. The voltage waveforms are the output of the visualized controllable voltage 
sources situated in each arm. The sum of the SM voltages in the upper arm and lower arm is 
equal to the input DC-link represented by the red arrows. 
 
Figure 2-3 Modular Multilevel Converter Voltage Output of One Phase [3] 
One SM consists off two IGBTs and one capacitor. To produce the sinusoidal waveform for 
each arm, the IGBTs are switched either ON or OFF to produce an output of either 0 or vc. 
According to [3], there are three possible states for a SM, shown in Figure 2-4. 
1) Default: Both IGBTs are switched off 
2) State ON: IGBT1 switched ON and IGBT2 switched OFF 
3) State OFF: IGBT1 switched OFF and IGBT2 switched ON 
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Figure 2-4 Different States for the Sub Modules [3] 
The capacitor may charge when the current passes through the diode. Since the default state 
of many IGBT modules are equal to this state, the capacitors connected to them can charge 
even though the control signals are off. In state 2, the capacitor can charge or discharge 
depending on the current polarity. During steady state operation of the converter, the IGBT 
modules will be in state 2 or 3. For state 3, the current does not pass through the capacitor and 
the capacitor voltage stay constant. Because of these properties, the capacitor voltages require 
a balancing control, which is described in 4.1.1.2.  
An inductance is connected in each arm. It is present to limit arm-current transients, current 
harmonics and fault currents. The inductors also have an inner resistance which will 
contribute to the converter losses [5]. Current transients may occur because of the time 
varying voltages across the capacitors leading to unequal leg voltages. There will also be 
resistive losses in the circuit due to wires and switching losses. 
2.3 Mathematical Model 
In order to describe the dynamic operation of the MMC, a mathematical model will be 
presented. The following equations describe the inductor currents relations and the capacitor 
voltages dynamics. The neutral point can be placed either between the lower arm and the DC-
link or between two DC-links. Respectively, the first option can be seen in Figure 2-2 and the 
second option can be seen in the one-phase model in Figure 2-5. The mathematical 
description of the MMC is based on Figure 2-5. For simplicity it is assumed that the two DC-
links are equal at all times and resistive losses are neglected. This mathematical model is 
based on basic circuit theory in addition to [5] and [9]. 
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Figure 2-5 MMC, One Phase Circuit 
2.3.1 Input and Output Currents and Voltages 
According to [9] and Kirchoff's Current Law the arm and phase currents are given by Eq. 
[2.1] to [2.4].The notations are the same as Figure 2-5 where    is the upper arm current and 
   is the lower arm current. The circulating current is    and the output phase current is   . 
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[2.2] 
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[2.3] 
 
          
 
[2.4] 
 
Eq. [2.1] and [2.2] indicate that    and    are phase shifted with 180°. The magnetic fluxes 
from the    part will cancel each other out and the inductor only presents an inductance to the 
circulating current,   . The inductor will thus work to limit the circulating current as intended. 
The upper and lower arm currents will ideally contribute equally to the output phase current, 
see Figure 2-2. The DC-loop and the voltage drop caused by the circulating current is 
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[2.6] 
 
where     is the DC-link voltage,     is the output voltage of SM number j,   is the arm 
inductance,    is the voltage drop caused by the circulating current,     and     is the upper 
and lower arm sum capacitor voltage. 
2.3.2 Inductor Currents 
From the circuit in Figure 2-5, the following equations can be obtained 
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where     is the output phase voltage. From the summation of Eq. [2.7] and [2.8] and 
substitution of Eq. [2.3], the dynamic current equations are 
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2.3.3  Capacitor Voltages 
Based on the energy storage in the capacitors, the relations are [5], 
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where    and    are the energy stored in the upper and lower arm,   is the SM capacitor, 
     and      is the SM capacitor voltage, numbered   and  , in the upper and lower arm. 
The time derivative of the stored energy per arm must equal the instantaneous input power to 
that arm; 
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The time derivative of the capacitor voltage will be different for each SM because they will be 
controlled with separate switching signals. On the other hand, the capacitors are considered to 
be large enough to keep the deviations from the reference value small. This is important to 
obtain balanced phase and line voltages. Each capacitor voltage can therefore be 
approximated to its mean value, which transforms the equations into, 
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The corresponding energy storage per arm is, 
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By substituting Eq. [2.13] and [2.14] into [2.17] and [2.18] the sum capacitor voltage in each 
arm is, 
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2.4 Pulse Width Modulation of the Modular Multilevel Converter 
There are three main categories for PWM in high switching frequency applications [10], 
namely 1)Phase-Shifted PWM (PSPWM) 2) Level-Shifted PWM (LSPWM) and 3) Space 
Vector PWM (SVPWM). They can be implemented in many different ways, but the main 
concepts are explained here. 
2.4.1 Phase-Shifted Pulse Width Modulation 
The phase-shifted PWM, also called the Sub-harmonic PWM, has an advantageous low 
harmonic distortion in the AC voltage and current [2]. There is one triangular carrier per SM 
which is compared to a sinusoidal reference waveform, and the carriers are shifted 360°/N in 
phase [10]. One module in the upper arm and one module in the lower arm will have a carrier 
with the same phase. According to [11], this method is the best for the MMC. 
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Figure 2-6 Phase-Shift Pulse Width Modulation for MMC [12] 
2.4.2 Level-Shifted Pulse Width Modulation 
The level shifted PWM is also called the Carrier disposition PWM [2]. One carrier per SM is 
required to control the pair of IGBT’s [12]. The carriers have an amplitude of 1/N and can be 
arranged in mainly three ways; the phase disposition, the phase opposition disposition and the 
alternate phase opposition disposition. The different ways of arranging the carriers are 
presented in Figure 2-7. 
 
Figure 2-7 LSPWM. (a) Phase Disposition (b) Phase Opposition Disposition (c) Alternate Phase 
Opposition Disposition [12].  
2.4.3 Space Vector Pulse Width Modulation 
The space vector PWM is a well proven technique [12] and some modified techniques are 
also published [13]. In Figure 2-8 the voltage vectors are visualized. Each point in the figure 
represents a possible state for the converter, where N is the number of possible voltage levels. 
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Figure 2-8 Space-Vector Pulse Width Modulation [12] 
The multilevel space vector PWM is derived from the two level version where the reference 
voltage is decomposed into three vectors [14] 
                      [2.21] 
 
             [2.22] 
 
where      is the voltage reference value,    is the period,        is the partial voltages and 
       is the partial time periods. For a five level converter, the method is visualized in Figure 
2-9. This way of implementing the space vector modulation is not easily transferred to 
converters with many voltage levels. In [14] a new and better way for a large amount of 
voltage levels can be found. 
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Figure 2-9 Conventional Reference Voltage Decomposition Based SVPWM [14]. 
2.5 Control of the Modular Multilevel Converter 
The control of the MMC can be divided into [2]; 
 Basic VSC control: (1) Active power, and (2) Reactive power or AC voltage; 
 DC link voltage control 
 SM capacitor voltage control: (1) Overall control (average value=1 p.u.) and (2) 
Balancing (among every SM) 
 Current control: (1) Circulating current eliminating and (2) Zero sequence current 
eliminating. 
The MMC requires an active and reactive power control equal to conventional two-level 
VSCs. In order to control the power a conventional dq control could be used. The AC voltage 
should be controlled to a reference value so that the converter meets the demand.  
The capacitor voltage is regulated based on the energy stored in the capacitors. If the voltage 
in the capacitors is too high, the amount of energy out of the converter should become higher 
than the amount of energy transferred in to the converter. This will reduce the stored energy 
in the capacitors and hence lower the capacitor voltage. Balancing the capacitor voltages can 
be done in several different ways, but the method described in [2] is implemented for the 
control in this project. In [2] there are three requirements that should be met to obtain 
balanced voltages. First, they should be balanced within each arm. Second, they should be 
balanced within each phase and third, they should be balanced among the phases. The voltage 
balancing method implemented in the simulation model and the physical setup is described in 
section 4.1.1.2. 
Ideally, the upper and lower arm will contribute with half of the output current each. For a 
three phase converter, the zero-sequence current component will then be eliminated. The DC 
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current components should be kept equally distributed in the different phases if there is no 
voltage deviation between the phases. A circulating current control should also be included. 
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Chapter 3  Fault Tolerance by 
Reference Modification 
Introduction  
First, the main aspects of fault tolerant control are described in 3.1. The relevant vocabulary is 
presented and defined. In 3.2, a mathematical evaluation of the new method is presented. The 
advantages and disadvantages based on the theoretical description are also included here. The 
procedure to investigate the feasibility of the method can be found in 3.3. The procedure 
drawbacks are identified and discussed. 
3.1 Fault Tolerance 
A fault tolerant system can continue operation even when a fault is present. The power system 
is based on balanced three-phase circuits [15]. It is therefore crucial to obtain this condition 
after a fault. The definition for this condition is three sinusoidal voltages that have the same 
amplitude, but are displaced in phase by 120 degrees. Dependent on how the load is 
connected, this must be true for either phase voltages, line-line voltages or both. This chapter 
aim is to define the requirements for fault tolerant control, introduce a theoretical presentation 
and evaluation of the new method and identify the procedure to investigate the feasibility of 
the method. 
A Fault Tolerant Control system (FTC) should accommodate component failures 
automatically [16]. It should therefore be a closed-loop control system which continues to 
operate according to the system requirements in the case of component malfunction. There are 
generally two types of FTCs systems; passive and active [16]. The Passive Fault Tolerant 
Control Systems (PFTCS) are designed in a way that makes them robust against certain faults 
that are known to occur. The Active Fault Tolerant Control Systems (AFTCS) react if a fault 
has occurred and reconfigure the control system, the circuit, or both, to continue to operate 
according to requirements. The PFTCS has limited fault-tolerant capabilities compared to the 
AFTCS. An overview of different AFTCS is given in [16]. Normally several different FTCs 
would be used in combination to achieve the best performance.  
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A proper FTC requires an effective Fault Detection and Diagnosis system (FDD) [16]. A 
FDD consists of a fault detection which is followed by fault isolation and identification. FFDs 
can be classified into two main categories; Model-based methods and Data-based methods 
(model-free). An FDD will trace back the cause and effect relations from the values that differ 
from the nominal. When the cause of change is found, the faulty part is properly diagnosed 
[17]. 
In literature, FDD for multilevel converters can be done in different ways [18, 19]. FTC for 
MMC has been solved traditionally by adding redundancy SMs or reducing the amount of 
voltage levels [20, 21]. 
3.2 Mathematical Description of the Reference Modification Method  
The principle behind the Reference Modification Method (RMM) is to reconfigure the 
reference waveforms after a bypass of one or several SMs. An almost similar procedure can 
be found in [22]. The goal is to obtain balanced voltages with a component failure present. 
The loss of one SM in one arm will lead to loss of one voltage level. Each phase is coupled in 
parallel with the input DC link, so the sum of the capacitor voltages in one leg remains the 
same. For example, if one SM is bypassed in the upper arm of phase A, the voltage across the 
capacitors in this arm will increase because of this parallel coupling. This is avoided by 
modifying the reference waveform. The other arm in the same phase will have a new 
minimum voltage across it, in the ideal case, equal to  
 
             
   
 
 
[3.1] 
 
where     is the input DC link and N is the amount of SMs per arm. To compensate for the 
reduced peak voltage in phase A, the references for phase B and C are lowered in this period, 
to obtain the same line to line voltages as the pre-fault state. The modification period is 
dependent on the number of SMs. Lower amount of SMs per arm, leads to larger modification 
area. The phase angles for the compensation period span from  1 to   , and can be calculated 
like presented in Eq.[3.2]-[3.6] 
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Since the fault is in the upper arm: 
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Between    and   , the reference value is fixed at         . To keep the line to line voltages 
equal to pre-fault condition, the phase to ground voltages for phase B and C have to increase 
by the same amount in the same time period. The new references for phase B and C is 
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The line to line voltages will then be 
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which is equal to 
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which is equal to 
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where       is the phase A voltage output in pre-fault condition. It can be seen that the line to 
line voltages remain the same as in the pre-fault condition. Figure 3-1 shows the neutral point 
deviation caused by the reference modification. Naf is the Neutral point after fault, and Npf is 
the neutral point pre fault. It can be seen that the phase A voltage value will decrease, but the 
line to line voltages remains the same. The effect of the reference modification depends on the 
relation between the neutral point in the load contra the neutral point of the DC-link. In case 
of a neutral point in the load which is not connected to the neutral point in the DC-link, the 
deviation in the phase A voltage might be absorbed by the neutral point voltage fluctuations. 
 
Figure 3-1 Neutral Point Deviation 
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3.3  Procedure to Investigate the Feasibility of the Reference Modification 
Method 
In this report one method of FTC is investigated, It is assumed that the fault is properly 
diagnosed. It is also assumed that the faulty SM is quickly bypassed and that no components 
are damaged by the fault. To limit the scope of the project, only the case where the load 
neutral point is not connected to ground is investigated. 
According to [23], an important feature of the MMC is that there is no need for low inductive 
bus bars in the topology. The SMs can therefore be connected with ordinary cables which are 
cost efficient and important for fault tolerant behavior. The relatively high stray inductance 
enables the central control to react on any fault condition in time. Secondary faults can then 
be prevented by shunting the faulted SM, and the arm can continue operating with one voltage 
level less. 
In order to investigate the RMM, one simulation model of the MMC topology should be 
made. To isolate the effect of the reference modification on the line voltages, a constant DC-
link and a constant passive load is assumed. First the reference waveforms after the 
modification should be analyzed. Important aspects in analyzing the results; 
 can the SMs produce the modified waveform in all phases  
 does the amount of SMs in the converter impact the feasibility as discussed in 3.2 
 is the deviation from steady state satisfactory 
If the computer simulation shows that the RMM could be viable, it should be tested on a 
prototype. When testing on a physical setup there are many possible sources of error. To 
ensure that the setup is controlled as intended, a detailed analysis of the control signals sent 
and their impact on the setup should be performed. This analysis should be completed for the 
steady state results before implementing the RMM on the setup, and later repeated for the 
fault tolerant state. The same control algorithm used for the simulation model is planned 
implemented on the physical setup if applicable. It is although assumed that some changes 
will be made to be able to run it in real-time. These changes could potentially affect the 
control signals impact on the setup compared to the simulation model. 
To complete the investigation of the RMM, the simulation and hardware results should be 
compared. The comparison should be based on Fourier analysis and the shape of the current 
and voltage waveforms in all phases. Some of the simplifications and assumptions made in 
the computer simulation might be incorrect. The steady and fault tolerant state results for the 
simulation model should be compared to investigate these results isolated. This comparison 
should also be made for the hardware results. The deviation between these two analyses 
should be identified. 
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Chapter 4  
Simulation Model of the MMC 
Introduction 
This chapter describes the simulation model that will be used in this report. First in 4.1, the 
model parameters, control and modulation in steady and fault tolerant state will be presented. 
In 4.2, the capacitor charging scheme used for the simulation model is presented. In order to 
avoid high charging currents, the capacitors should be charged prior to operation. In 4.3 and 
4.4, the simulation results from steady state and FTC operation are shown. 
4.1 Simulation Model Presentation 
The model was built in Simulink and SimPowerSystems, a toolbox within the Simulink 
software used to model power circuits. Voltage and current measurements needed for the 
control is measured by SimPowerSystems blocks to interface with the Simulink block set. The 
model has the same topology as described in Chapter 2 and an overview is shown in Figure 
4-1. Throughout this chapter, the labels presented in this overview will be used. The model 
parameters can be seen in Table 4-1. 
The input DC-link is set to 250V leading to mean capacitor voltages of approximately 50V. 
The phase load is 40mH and 27.4 Ω, and the arm modulation index is 0.9. The triangular 
carrier has a frequency of 2100Hz, and the fundamental frequency is 50Hz. A resistor of 
47kΩ is coupled in parallel with each SM capacitor to increase the time constant which can be 
approximated by 
           [4.1] 
where   is the parallel resistance and   is the SM capacitance. 
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Figure 4-1 Overview, Simulation Model 
Table 4-1 Simulation Parameters 
PARAMETER VALUE 
Vdc 250V 
R charge 68 Ω 
Arm Inductance 1.2mH 
Arm Resistance 1Ω 
SM Capacitor 3.3mF 
Capacitor Parallel Resistor 47kΩ 
Load L 40mH 
Load R 27.4Ω 
Carrier Frequency 2100Hz 
Fundamental Frequency 50Hz 
Arm Modulation Index 0.95 and 0.9 
Time Step 5μs 
Chapter 3 Simulation Model of the MMC 
27 
4.1.1 Control and modulation in the Simulation Model 
A constant DC-link voltage and load are assumed. The reference waveforms are produced 
based on these constant values and no further control is included. In this section, the 
modulation method and capacitor voltage balancing for the simulation model will be 
presented. The reference waveforms for both steady state and fault tolerant state are included. 
The initial time step choices and verification of the model is based on [24]. 
4.1.1.1 Level-Shifted Pulse Width Modulation 
The basic of the level-shifted PWM (LSPWM) is presented in chapter 2.4.1, and will here be 
described in detail for the simulation model. The advantage of using the LSPWM is that some 
of the harmonic components from the upper and lower arms cancel each other [25]. To obtain 
this, it is important to sample the reference waveform twice in each triangular carrier period to 
ensure synchronous switching of the modules. The reference waveforms are compared each 
peak and base of the triangular carrier. The phase voltage waveform consists of harmonics of 
the triangular carrier frequency sidebands and its multiples.  
The reference waveforms are sinusoidal with an added DC-offset, and can be seen in Figure 
4-2. The DC-offset is added due to the operation principle of the MMC which is explained in 
2.2 and by KVL described in Eq. [1-2]. In Eq. [4.2] and [4.3], the arm inductance is neglected 
and     is the upper arm reference,     is the lower arm reference, and     is the point where 
the phase load is connected. 
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Figure 4-2 Arm References, Upper Arms 
The Reference Modification Method (RMM) reference waveforms can be seen in Figure 4-3. 
The voltages in phase B and C are lowered in the time period where phase A can no longer 
deliver the pre-fault values. The amount of SMs in the circuit greatly influences the ability to 
use this technique. This can best be illustrated by Figure 4-4, where the modulation index is 
set to 0.95. Because of the low amount of SMs, phase B and C can not be lowered enough to 
compensate for the fault in phase A. If the amount of SMs were higher, the compensation 
period becomes smaller. This is very beneficial. The minimum points for phase B and C may 
then be outside of the compensation period and the possible voltage compensation in these 
phases becomes significantly larger. Based on these results, it is assumed that the amount of 
bypassed SMs that can be compensated for with this method is lower than 33 % of the total 
amount of SMs in the converter. This percentage yields for bypassed SMs in the same arm. If 
a larger amount is bypassed, the modulation index could be lowered in order to increase the 
redundancy in the circuit. 
 
 
Chapter 3 Simulation Model of the MMC 
29 
 
Figure 4-3 References, Upper Arms, RMM, 
M=0.9 
 
Figure 4-4 References, Upper Arms, RMM, 
M=0.95
These ideal waveforms are then compared to a triangular carrier to generate the PWM signals. 
With this method, only one triangular carrier is required. The operation of the SMs is 
described, in Table 4-2, for a converter with five SMs in each arm. ON means capacitor 
inserted in the circuit, and OFF means capacitor bypassed. 
Table 4-2 Shift of Modulating Waveform and its Effect on SMs [25]. 
Magnitude of 
modulating wave 
Level shift 
required 
Number of 
SM ON 
Number of 
SM OFF 
Number of SM 
for PWM 
0 to 1/5 0 0 5 1 
1/5 to 2/5 1/5 1 4 1 
2/5 to 3/5 2/5 2 3 1 
3/5 to 4/5 3/5 3 2 1 
4/5 to 1 4/5 4 1 1 
The modulating waveform is shifted in magnitude, and scaled to fit the carrier of magnitude 
1/n. For a converter with five SMs per arm, the magnitude becomes 1/5. As the modulating 
waveforms vary, the SMs are switched accordingly. One SM is used for PWM and the others 
are either fully OFF or fully ON. 
When the sinusoidal signals have been produced, a common mode voltage could be added to 
each reference wave [25]. This addition would increase the utilization of the DC-link. The 
common mode voltage has half of the magnitude of the waveform that at any instant is in the 
middle of the three reference waves. The reference waves for the upper arm can be seen in 
Figure 4-5 where N equals four. However, due to the scope of this thesis, the common mode 
voltage will not be implemented in the model. 
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Figure 4-5 Reference Waveforms Level-Shifted Pulse Width Modulation [25] 
4.1.1.2 Control of Capacitor Voltages 
The arguments behind the need for of capacitor voltage balancing is presented in chapter 0 
and the method implemented in this simulation model is based on [26] and presented here. 
The capacitor voltages are measured in order to apply the balancing algorithm. Then they are 
sorted by value to decide which SM should be switched ON, which should be switched OFF 
and which should be used for the PWM to maintain the voltages within a certain range. 
For positive current, the capacitor charges if the SM is inserted in the circuit. Therefore, the 
SM with the lowest capacitor voltage should be switched ON, and vice versa. In Figure 4-6 
and Figure 4-7, the capacitor voltage ripples are shown. It can be seen that the capacitor 
voltages in the simulation model are balanced. They oscillate around 50V for both steady 
state and fault tolerant state when the RMM is implemented. 
 
Figure 4-6 Capacitor Voltages, Phase A, 
Steady State 
 
Figure 4-7 Capacitor Voltages, Phase A, RMM
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4.2 Method for Charging and Discharging the Capacitors 
The capacitors in the test setup must be energized before the modulating algorithm can be run. 
If it is started without charging the capacitors, the initial currents will be very high. In a 
simulation model, the capacitors can be set to an initial voltage value. In order to obtain more 
realistic results, a capacitor charging mechanism is added. It is also implemented as a safety 
precaution; to test the charging algorithm digitally before implementing it to hardware. The 
method used in this case is based on [27]. The upper arms and the lower arms are charged 
separately. In addition, a resistance for limiting the charging current is coupled into the circuit 
while charging. The charging speed is decided by the limiting resistance. When the charging 
scheme is complete, the resistance is short circuited. If the MMC was coupled to the grid, the 
capacitors could be charged from the AC side [28].To be able to charge the upper and lower 
capacitors separately, the following steps are performed: 
1. Couple in the charging resistance 
2. Couple in all capacitors in the upper arms 
3. Start the simulation 
4. When the upper arms capacitors have reached the set value, all the capacitors in the 
upper arms are coupled out of the circuit 
5. All the lower arm capacitors are coupled into the circuit 
6. When the lower arms capacitors have reached the set value, they are coupled out of 
the circuit 
7. Optional: recharge the upper arms capacitors. 
8. Couple the charging resistance out of the circuit. 
9. Start normal mode 
 
Figure 4-8 Arm and Phase Voltages in Phase 
A, Capacitor Charging 
 
Figure 4-9 Arm and Phase Currents in Phase 
A, Capacitor Charging 
In Figure 4-8 and Figure 4-9, it can be seen that the capacitors are charged in the manner 
described above. The graphs show vp, ip and vn, in which is upper and lower arm voltages 
and currents in addition to the phase voltage and current, va and ia. The upper and lower arm 
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currents are exactly equal because of the defined polarities given in Figure 2-5. The transition 
between charging mode and steady state is good and can be seen in Figure 4-10. The currents 
are all zero before the transition because the capacitors are fully charged. 
 
Figure 4-10 Arm and Phase Currents in Phase A, Transition to Steady State 
4.3 Simulation Results Steady State 
The steady state simulation results will be presented in this section. These results will further 
be compared with the results from the hardware setup in Chapter 6. The measured voltages 
and currents will be presented and the main results from Fourier analysis is shown. 
4.3.1 Voltages in Steady State 
The phase and line voltages can be seen in Figure 4-11. They seem balanced, and have the 
expected magnitude relations,  
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The Discrete Fourier block in Simulink is used to compute the fundamental frequency 
components for the steady state voltages, and the result can be seen in Table 4-3. The voltage 
magnitude are equal, and the phase shift is 120° for all phases and line to line voltages. 
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Figure 4-11 Phase and Line-Line Voltages, All Phases 
Table 4-3 Fourier Analysis, Fundamental Frequency, Steady State 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude[V] 110 110 110 190 190 190 
Phase Angle [°] -179 61 -59 -149 -29 91 
Phase Shift[°] A-B B-C C-A AB-BC BC-CA CA-AB 
 120 120 120 120 120 120 
In order to investigate if the modulation is working as intended, an overview of the harmonic 
spectrum is presented in Figure 4-12. The spectrum is dominated by the sidebands of the 
triangular frequency and its multiples as expected. 
 
Figure 4-12 Fourier Analysis of Phase A Voltage, Steady State 
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In Figure 4-13, the upper(p) and lower arm(n) voltages in phase A are presented. The arm 
voltages have clearly five levels and are 180 degrees shifted with respect to each other. It can 
also be seen that the capacitor voltage ripple lead to a small change in the voltage, particularly 
in the peak arm voltage values. Figure 4-14 shows that the arm voltage follows the reference 
value. 
 
 
Figure 4-13 Arm and Phase Voltages, Phase A, 
Simulation Model 
 
Figure 4-14 Arm Voltage and Reference 
Waveform, Upper Arm Phase A 
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4.3.2  Currents in Steady State 
The phase currents are presented in Figure 4-15. They have equal magnitudes and the phase is 
shifted 120° for the fundamental component, see Table 4-4 for the fundamental frequency 
Fourier analysis. The arm and phase A currents can be seen in Figure 4-16. The second 
harmonic contribution from the circulating current is clearly present in the arm currents. This 
does not affect the output phase current; see the mathematical model in chapter 2.3. 
Table 4-4 Fourier Analysis, Phase Currents, Fundamental Frequency, Steady State, Simulation Model 
PARAMETER PHASE A PHASE B PHASE C 
Magnitude [A] 3.65 3.65 3.65 
Phase Angle [°] -23.8 -143.8 96.2 
Phase Shift[°] A-B B-C C-A 
 120 120 120 
 
 
Figure 4-15 Phase Currents, Steady State, 
Simulation Model
 
 
Figure 4-16 Arm and Phase Currents, Phase A, 
Steady State, Simulation Model 
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4.4 Simulation Results Fault Tolerant State 
In this section, the circuit behavior after SM1 in T1 is bypassed will be investigated. The 
faulty system without RMM can be seen in Figure 4-17. The phase A waveform is distorted, 
and this distortion can also be seen in the line-line voltages. The Fourier analysis Is presented 
in Table 4-5, and it is clear that the voltages are unbalanced. The aim is to balance the 
voltages with RMM, and the results with this method are presented in the following sections. 
First the voltage measurements are presented, followed by the current measurements. 
Table 4-5 Fourier Analysis, Fundamental Frequency, Fault, No RMM 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude[V] 114.9 116.0 106.1 205.0 188.4 190.3 
Phase Angle [°] -173.4 61.3 -56.5 -145.9 -23.6 90.9 
Phase Shift[°] A-B B-C C-A AB-BC BC-CA CA-AB 
 125.3 117.8 116.9 123.2 114.5 122.3 
 
 
Figure 4-17 Phase and Line-Line Voltages, All Phases, One SM Bypassed, No RMM 
4.4.1 Voltages in Fault Tolerant State 
The voltage measurements obtained with the proposed RMM, see chapter 3.2, is implemented 
in the model. In Figure 4-18 the phase and line voltages is presented. There are some 
differences compared to the pre-fault condition. Firstly, it can be seen that in the compensated 
period, the PWM pattern in the graphs for phase A have a larger gap between each signal. 
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This is expected because the arm voltages in this period are constant, and the phase voltages 
are based on the arm voltages. 
 
Figure 4-18 Phase and Line-Line Voltages, All Phases, RMM 
As presented in 3.1, it is important to obtain balanced three-phase voltages. In order to 
investigate the obtained voltages, an FFT analysis of the fundamental frequency was 
performed. The results can be seen in Table 4-6 and Figure 4-19. The fundamental frequency 
components are balanced. The FTC has accomplished good results for both amplitudes and 
angles in all three phases for both angles and magnitudes. The graphs obtained by the Fourier 
analysis are included in Appendix 2. 
Table 4-6 Fourier Analysis, Fundamental Frequency, RMM 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude[V] 110 110 110 190 190 190 
Phase Angle [°] -179.1 60.7 -59.1 -149.2 -29.0 90.8 
Phase Shift[°] A-B B-C C-A AB-BC BC-CA CA-AB 
 120.2 119.8 120 120.2 119.8 120 
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Figure 4-19 Three-Phase Angles, RMM 
An overview of the harmonic spectrum for the output voltage in phase A can be seen in 
Figure 4-20. The figure shows that there are more harmonics in the fault tolerant state than for 
the steady state. Since the harmonic components have high frequencies, they can be filtered 
by a low pass filter. The harmonic spectrums for phase B and C can be found in Appendix 2. 
The harmonic components for these two phases stay below 1% of the fundamental component 
magnitude for frequencies below 1000Hz. 
 
Figure 4-20 Fourier Analysis of phase A Voltage, RMM 
The upper arm voltage in phase A will in this faulty condition only have four voltage levels 
and can be seen in Figure 4-21. This affects the lower arm voltage in phase A to also have 
four voltage levels. This is due to the input DC-link being parallel to the phase legs, see Eq. 3. 
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Figure 4-21 Arm and Phase Voltages, Phase A, RMM 
In the simulated case, the load neutral point does not have the same potential as the DC-link 
neutral point. The difference in these two points is significant in the fault tolerant state, and 
can be seen in Figure 4-22. It is increased during the compensated periods, here around 
1.965s.  
 
Figure 4-22 Load Neutral to DC-link Neutral, 
RMM 
 
Figure 4-23 Load Neutral to DC-link Neutral, 
Detailed, RMM
4.4.2 Currents in Fault Tolerant State 
Following are the current measurements results for the fault tolerant state. In Figure 4-24, the 
currents in all phases are presented. The Fourier analysis shows that the fundamental 
frequency amplitude for ic is 0.1A lower than for the two other phases. The phase shift range 
from 119.8° to 120.2°. 
The currents in phase A can be seen in Figure 4-25. The arms currents are 180° phase shifted 
and have a large second order harmonic component similar to in steady state operation.  
Chapter 4 Simulation model of the MMC 
40 
Table 4-7 Fourier Analysis, Phase Currents, Fundamental Frequency, Fault Tolerant, Simulation 
Model  
PARAMETER PHASE A PHASE B PHASE C 
Magnitude [A] 3.65 3.65 3.64 
Phase Angle [°] -23.7 -143.9 96.3 
Phase Shifts[°] A-B B-C C-A 
 120.2 119.8 120 
 
 
Figure 4-24 Phase Currents, RMM
 
 
Figure 4-25 Arm and Phase Currents, Phase A, 
RMM 
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Chapter 5  
Hardware Design and Tests 
Introduction 
In order to verify the simulation results in a physical setup, a prototype was built. In 5.1, an 
overview of the control connections and measurements will be presented. In subchapter 5.2, a 
further description of the control signals’ path is included. The main circuit design is 
described in 5.3, followed by the hardware and software design considerations in 5.4 and 5.5. 
The control signals’ behavior seen in ControlDesk is presented in 5.6. These are analyzed to 
ensure a proper operation in steady state, which results are described and discussed in 5.7. 
Last, the RMM results and analysis can be found in 5.8. 
5.1 Hardware Design Overview 
The setup was constructed with five SMs in each arm, but can easily be expanded to six. It 
has one input DC-link, a passive load and is controlled by dSPACE equipment. A graphical 
representation of the setup is shown in Figure 5-1. The notations presented in the overview 
will be used throughout this chapter. 
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Figure 5-1 Hardware Overview 
The hardware parameters are presented in Table 5-1. Most of the values are similar to the 
simulation model. The exceptions are the input DC-link when RMM is implemented, the load 
parameters which are 12.2Ω and 18.7mH and the time step which is 119.05μs. The DC-link is 
lowered for the FTC operation because of unexpected arm current peaks in the faulty phase. A 
mistake when adjusting the load parameters lead to the lower load impedance in the hardware 
setup than for the simulation model. The time limitations in this project caused the author to 
not run new tests with the planned impedance value. To compare the simulation and hardware 
results, the simulation fundamental frequency components was found with the same 
parameters as the hardware setup. These values can be found in chapter 6.1. The time step for 
the hardware control is set to 119.05µs because of the limited processor power for the 
dSPACE equipment. With this time step, the control signals are computed four times each 
triangular carrier period. 
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Table 5-1 Hardware Parameters 
PARAMETER VALUE 
Vdc 250V/100V 
R charge 68 Ω 
Arm Inductance 1.2mH 
Arm Resistance 1 Ω 
SM Capacitor 3.3mF 
Capacitor Parallel Resistor 47kΩ 
Load L 18.7mH 
Load R 12.2 Ω 
Carrier Frequency  2100Hz 
Fundamental Frequency 50Hz 
Modulation Index 0.9 
Time Step 119.05μs 
Table 5-2 Hardware Components Identification 
COMPONENT ID 
Multimeter Fluke 175 S03-0439 
Oscilloscope Tektronix TDS 2014B G04-0347 
Differential Probes Tektronix P5200A I06-0518, -0520, -0516 
DC-link Voltage Source  R04-0161 
Triaac  REO B01-0580 
DC Power Supply GW Instek B02-0460, -0459 
Current measurement probes Fluke 180i 110s 104-0475, -0491, -0520, -0490, -0375, -0524, -
0523, -0477 
Host PC P07-1342 
Expansion Box dSPACE  P07-1987 
Connector Panel dSPACE CLP1103 Borrowed from Narvik University & College. 
Control Card DS1103 Borrowed from Narvik University & College. 
Capacitors Kemet 400VDC 13350011 
IGBTs Semikron SKM100GB123D 
Driver Interface Cards, Sintef OFK HR 1345 HR 
Gate Driver Cards Semikron SKHI 23/12 
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COMPONENT ID 
Voltage Measurements Boards, NTNU N/A 
Current Measurement and arm inductors setup, 
NTNU 
N/A 
Resistive Load K01-0146 
Inductive Load LR-9 
5.2 Control Signals’ Path 
In order to control the IGBT switches, dSPACE control equipment was used. The interface 
between the dSPACE (DS1103) outputs and the IGBTs (SKM100GB123D) has several 
connections to ensure a safe and predictable operation. An overview of the control signals’ 
path is presented in Figure 5-2. Each IGBT module requires four signals to operate the two 
transistors. A 15V gate signal will short circuit the transistor and -8V open the transistor. 
These signals are driven by the Gate Driver card (SKHI 23/12 R) which requires two control 
signals, one for each transistor. The signals to the Driver cards are 15V for short circuit and 
0V for open circuit. These signals are supplied by the Gate Driver Interface cards (AN 
13.12.xx).  
Each interface card can drive three Gate Driver cards. It requires six inputs, two for each 
Driver Card. They have an implemented overrun logic for each pair of signals. This logic will 
automatically turn off (0V output) for the second output if the first output is positive (5V) 
This feature is exploited to limit the amount of signals sent from dSPACE. The second output 
in each pair is set to 5V continuously, and the first output controls whether the SM should be 
coupled in or out of the circuit. The Driver Interface cards have TTL (0-5V) inputs from the 
Distribution board (made by the workshop at NTNU). This board provides the continuous 5V 
signals, in addition to distribute the control signals sent by dSPACE. The cables from the 
distribution board to the gate driver interface cards are long, and the risk of interference is 
high. In the gate driver cards, a filter is included to reduce the effect of interference. If the 
converter is to be operated on high voltages, these cables should be shielded to avoid 
unpredictable operation. 
The distribution board also provides the Enable signal required to operate the Interface cards. 
The interface cards have a built in protection against overvoltage and receives error signals 
from the Gate driver cards. If no error is present, they send an OK signal to the Distribution 
board. In the distribution board, a logic circuit is made to only send out the Enable signal if all 
12 Interface cards send the OK signal. This way, the IGBTs will not switch if there exists an 
error signal in one of the Interface cards. 
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Figure 5-2 Overview of the Control Connections from dSPACE to IGBT 
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5.3 Main circuit design 
In this subchapter, the main circuit design of the hardware setup will be presented. The design 
overview can be seen in Figure 5-4. The labels and colors in the Figure are consistent with the 
actual setup. The Common coupling points at the top (T) and Bottom (B) are coupled together 
in contactors driven by a 230V supply. In addition there is a contactor for the charging 
resistor. This contactor is driven by a separate switch, and is located between the positive side 
of the DC-link and the point T. The capacitors are coupled between point 2 (negative) and 3 
(positive) on the IGBT modules, and have a rating of 400V. A parallel resistor of 47kΩ is 
connected in parallel to each capacitor. They are oversized for the voltage values used in this 
report, but the possibility to use the setup for higher ratings in the future was emphasized. The 
capacitors and the total test setup can be seen in Figure 5-3. 
 
 
Figure 5-3 a) Capacitors, b) Total Test Setup 
 
 
A relay is coupled to the arm currents measurements. If one of the arm currents exceeds 10 
A., the DC-link will be turned off. This protection is mainly added in case of short circuit 
events or uncontrolled charging currents. This relay does not operate as expected and should 
be improved before higher voltages are implemented. 
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Figure 5-4 Overview Main Circuit Design 
5.4 Hardware Design Considerations 
During the construction of the hardware setup, there were many considerations to take into 
account. In this section these consideration will be discussed in order to facilitate further use 
or reconfiguration of the hardware setup. 
A DS1103 from dSPACE was borrowed from Narvik University & College. In order to use 
this together with a modern host PC, an expansion box was ordered from dSPACE. This was 
necessary because the DS1103 had an ISA-slot interface towards the host PC. Modern PCs 
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use PCI or PCI express. The expansion box was ordered with PCI express, since this is the 
newest type of interface. 
Another critical component to be purchased was the driver interface cards. The choice was 
based on the immediate availability of these cards, although they had a new design and was 
not tested before. Some modifications had to be made after testing to make the cards well-
functioning for the setup. Also, the overvoltage trigger had to be lowered to about one third of 
the original value by short circuiting some of the resistances. To distribute the signals from 
dSPACE to the interface cards, a distribution board was made. Because of the time limitation, 
this was made by soldering wires to the proper pins of the outputs. The amount of wires was 
high, so the possibility of faults on this board was high. If the project had a longer time span, 
this board could have been made in a different way to lower the risk of faults. 
The setup as it was when the rebuilding started did not have a proper description of the 
connections; this made the building process slower. To ease the future use of the hardware it 
was decided to document the connections and signal mapping during the design process. This 
document is given to the Department of Electrical Engineering at NTNU and hopefully it will 
also exist as a working document whenever changes are made. 
5.4.1 Properties of dSPACE DS1103  
The controller board DS1103 from dSPACE has a specific amount of in and outputs for the 
software/hardware interface. An overview of the signals used for this test setup is given in 
Table 5-3. The Master and Slave DSP are the names used for the two processors present in the 
board. The task partition between them can be seen in Figure 5-5. 
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Table 5-3 dSPACE Channels [29] 
Channel Type 
Number of 
Channels 
Properties 
Analogue to 
Digital Converter 
Master: 20 
 16 multiplexed channels with 4 sample & hold 
A/D converters 
 4 parallel channels each with  one sample & 
hold A/D converter 
*8 A/D converter channels can be sampled 
simultaneously. 
conversion time: multiplexed: 1µs 
parallel: 800ns 
Slave DSP: 16 
 16 multiplexed channels 
Digital In & out 
Ports 
Master 
 32-bit parallel I/O 
*Each 8-bit group can be set to input or 
output(programmable by software) 
 
Figure 5-5 dSPACE DS1103 setup [29] 
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5.5  Software Design Considerations 
In order to compile the Simulink control model into the dSPACE software, adjustments were 
required. The adjustments and considerations taken for the software are presented in this 
subchapter. First, the necessary changes to the Simulink model for real-time implementation 
are presented. Second, the required Simulink settings to optimize the control in ControlDesk 
are discussed. Third, the limitations for use were studied before installation of the required 
programs, and are gathered here to save time for future users. 
5.5.1 Working in the dSPACE Environment 
The transfer between the simulation environment and the real-time Hardware-In-the-Loop 
(HIL) led to several complications. The Simulink control system that was first constructed 
and simulated was not fit to run in real-time. To be able to use the control in real-time, the 
computation time had to be minimized. This was done in steps and with continuous testing of 
the system to ensure that the operation gave the same results as before the optimization. The 
procedure for minimizing the computation time followed the steps below, and was based on 
[30] and [1]: 
 Discretize 
 Active use of data types to reduce memory usage 
 Reduce the amount of blocks by using vectors versus scalars 
 Reduce the MATLAB fnc block computation time by reducing amount of loops and 
temporary variables. 
To discretize the model, the solver, in the Simulation-Configure Parameters, is set to fixed 
step size and discrete. The use of different data types to reduce memory usage is a tradeoff 
between accuracy and speed. In MATLAB and dSPACE, the default variable data type is 
double. To shift between the data types, built in MATLAB functions can be used [31]. The 
different data types require specific memory space [32], and only the built in data types are 
supported for use in the Simulink environment. One exception is the Boolean data type, which 
can also be used. For a 64-bit MATLAB version, the data type double will require 64-bits, 
and the data type single only requires 32-bits. In this project it was chosen to implement the 
single data type for the reference waveforms, this was then simulated and compared with the 
double precision results. The results with the new data type were satisfactory. For the current 
and voltage measurements, the int8 data type was used, and Boolean was used for the signals 
sent to the transistors.  
In order to reduce the amount of blocks, multiple signals are sent through the same blocks 
simultaneously. The Simulink blocks are made to perform mathematical operations on 
vectors. This was also an important optimization to perform in the MATLAB fnc. block 
which is a MATLAB function script within the Simulink model. This block requires more 
memory than the mathematical Simulink blocks, and should therefore be avoided to optimize 
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memory usage. For simplicity in constructing the model because of the time limitation, this 
block was nevertheless implemented in the model. 
The output and input ports to the control was replaced by Real Time Interface (RTI) blocks to 
communicate with the dSPACE software for the hardware/Software interface. There are 
different blocks sets for the Master processor and the Slave DSP unit. The master digital in 
and out ports handle Boolean values of 8 bits grouped together. Each 8 bit group can be 
specified to be either inputs or outputs. It was originally decided to take in the OK signals 
from the Driver Interface cards to make sure that the Enable signal was not sent if one of the 
OK signals was not present. Since 30 outputs are required to drive the IGBT modules and one 
signal is required for the Enable signal, there would have been one input port left for the OK 
signal if they were not grouped together. 
5.5.2 Simulink Settings for the ControlDesk Interface 
In order to run the Simulink control system on the hardware, it is compiled to C code and 
loaded in ControlDesk. This is done by selecting Tools→Code Generation→Build Model in 
Simulink. The built file will save in the currently active MATLAB directory. To load the file 
in ControlDesk, a new experiment should be made. When this is done, the sdf file that was 
made during the build process should be dragged and dropped over the DS1103 icon in the 
Platform window. A more detailed description can be found in [33]. When the Simulink file is 
loaded, an interface can be designed by configuring ControlDesk to show the plots and 
variables desired by the user. In this interface, variables can be tuned during simulation.  
To minimize the time step for the control system, some modifications was made before 
building the Simulink file. First, the Tasking mode, in the Configure Parameters-Solver, is set 
to Multitasking and second; the voltage measurements are gathered in an Atomic subsystem. 
This was done by selecting the subsystem parameters option, found by right clicking the 
subsystem, and selecting the Atomic Unit box. This type of subsystem operates independently 
from the rest of the model. This means that a separate time step can be defined. This was 
crucial for this particular setup because of the large amount of analogue signals. More details 
about Single and Multitasking mode can be found in [34].  
The analogue input ports are time consuming for the processor to load. Since the capacitor 
values are quite large it is assumed that the voltage measurements can be sampled at a slower 
rate than the rest of the system and still obtain a valuable result. The DS1103 have a limited 
amount of analogue inputs, and most of them are multiplexed. The multiplexed channels in 
the Master part of DS1103 takes in four signals each. They will then sample the signals one 
by one; resulting in a slower measuring rate In the Slave DSP, there is one analogue channel 
that samples 16 multiplexed channels. If the voltage values vary in time significantly faster 
than they are loaded by the processor, this could cause problems for the voltage balancing 
algorithm. The processor loading time can also cause problems for the current measurements. 
If the measurements are not sampled within a reasonable time difference from when the 
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balancing algorithm switches the IGBTs, the capacitors can end up charging instead of 
discharging and vice versa. 
Another important aspect is the amount of parameters that remain accessible and tunable 
during testing. This type of communication requires processor memory, and should be 
limited. One way to do this is by selecting both the “Inline Parameters” box and the “Signal 
storage reuse” box in the Configuration Parameters pane in the Optimization section. If some 
signals should remain tunable in ControlDesk, they can be defined by clicking on the 
Configure button next to the Inline Parameters option. If the code generation takes too long, it 
is possible to shorten this time by selecting the “Include only Simulink.Parameter and 
Simulink.Signal objects with global storage class” in the Code Generation-RTI variable 
description file options. 
To further optimize the model, the pre-charging of the capacitors was made manual. Three 
parameters have to remain tunable, the Enable signal, the charging mode signal and a 
parameter that controls if the upper or lower arms are switched into the circuit for charging. 
The charging resistor is as described in chapter 5.3 switched in and out by a manual switch.  
5.5.3 Compatibility Requirements for dSPACE Software 7.1 
The software to use together with the DS1103 is the 7.1 release from dSPACE [35]. The 
newest MATLAB version that is compatible with this software is 2011a. The dSPACE 
software supports only 32-bit versions of MATLAB, Since a 64-bit operative system is used 
MATLAB automatically suggests to install the 64-bit version, so care must be taken during 
installation. Another installation requirement for all software to be used with the 7.1 version is 
pathways without parentheses [35].  
Some of the Simulink blocks are unsupported by the dSPACE software. The most important 
ones are the Algebraic Constraint block and the MATLAB fnc block. The Embedded 
MATLAB Function block is in the newer MATLAB versions, also 2011a, called MATLAB 
fnc. With the software versions used for this test setup, this block compiled for dSPACE use. 
A problem that could be encountered working with dSPACE is that an Embedded MATLAB 
Function block might convert the m-file to an S-Function. The S-Function might not compile 
depending on the operative system, or the MATLAB version that is used to run the software 
[36]. This problem can be solved by installing a bug fix from MathWorks. 
5.6 Hardware in the Loop Functionality  
In this section, the physical setup operation is verified by the measurements and switching 
signals present in ControlDesk. In 5.6.1 the current measurements are investigated. The 
current polarity at a given instant is very important for the balancing of the capacitor voltages. 
5.6.2 the capacitor voltages are investigated by charging the upper and lower arms separately. 
In 5.6.3., the reference waveforms and control signals provided by the dSPACE equipment 
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will be shown. The currents and voltages in the different arms are labeled as shown in Figure 
5-1. In each arm, the SMs are labeled 1-5 counting from the top of the arm and downwards. 
These notations are used throughout the section. 
5.6.1 Current Measurements 
In order to run the control successfully, the current measurements have to be correct. The 
behavior of the measurement modules has therefore been investigated, and will be presented 
in this section.  
5.6.1.1 Verification of Measurement Modules 
The currents are first measured with no voltage in the setup. The LEM modules which are 
integrated in the setup have a large AC offset, which can be seen in the Appendix 6. It is also 
clear that these measurement modules are affected by their own supply voltage. It is therefore 
chosen to replace these modules with current clamps. 
To ensure that the supply for the current measurement modules does not supply voltage 
elsewhere, the same currents are measured with mobile meters. The results can be seen in 
Figure 5-6. With the new meters, there is no difference when the supply is turned on. In 
addition one of the new measurements is sampled by the oscilloscope, see Figure 5-7 and 
Figure 5-8. It can be seen that the supply voltage creates a small distortion in the current, but 
for the mobile meters, this distortion is so small that it is not visible when registered in 
ControlDesk. Based on these results, it was chosen to use the current clamps for the rest of the 
tests. 
 
Figure 5-6 Current Measurements in T1(■), T2(■), T3(■), B1 (■), B2 (■) and B3 (■),  Supply Voltage 
On 
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Figure 5-7 Arm Current with Voltage Supply 
OFF 
 
Figure 5-8 Arm Current with Voltage Supply 
ON 
5.6.1.2 Current Measurements 
The arm current measurements registrated by dSPACE are presented in Figure 5-9. It can be 
seen that they are 180° phase shifted with amplitude of approximately 5A. The period of these 
current waveforms corresponds to 50Hz. 
 
Figure 5-9 Current Measurements in T1(■), T2(■), T3(■), B1 (■), B2 (■) and B3 (■),  Steady State 
5.6.2 Capacitor Voltages 
When the gate driver cards are energized, the capacitors charge to approximately 7V. Since 
they charge very slowly, it is assumed that they are charged by a the leak current from the 
gate driver cards. The IGBT modules have been tested separately to see if they switch 
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according to the signals sent by dSPACE. It has also been tested that the charging mechanism 
to couple in all the capacitors in the upper arm or all the capacitors in the lower arms gives the 
appropriate response.  
The next step is to charge the arms separately by the DC-link. Since the voltages across the 
capacitors are around 7V. before the DC-link is turned on, the charging value is set to 20V. 
The DC-link input is therefore set to 100V. To limit the current, the charging resistor is 
coupled into the circuit. The charged capacitor voltage measurements can be seen in Figure 
5-10. It can be seen that the lower arm voltages are measured to a higher start value than for 
the upper arms. This is because the lower arm voltages, in addition to cell 1 in phase C, are 
measured by the Slave DSP. Those measurements have a small offset value of 3.5V. This 
value is subtracted from the measurements before they are sorted in the balancing algorithm. 
It can also be seen that the voltages in the lower arms seems more balanced than for the upper 
arm. This is not the case. The lower arm voltages are measured by the Slave DSP which have 
a slower sampling time than the Master PPC. The result is smaller voltage ripples in the 
measurements. When the IGBTs are switches to discharge the capacitors, it takes some time 
before they do. This supports the assumption that the measurements can be sampled at a 
slower time step and that the time constant approximation is useful. 
  
Figure 5-10 Capacitor Voltage charging a) Charged in Upper Arms b) Charged in Lower Arms 
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During steady state operation of the converter, the capacitor voltages are measured to be like 
shown in Figure 5-11.  
 
Figure 5-11 Capacitor Voltages, Steady State 
5.6.3 Control Signals Provided by dSPACE 
To investigate the operation of the converter, an analysis of the control signals is performed. 
The aim is to see if the control signals are affected by the current and voltage measurements 
as intended. The detailed analysis is focused on the upper arm in phase A which is labeled T1. 
The switching signals for the IGBTs are supplied by the dSPACE software interface. In this 
section both the steady state and the RMM signals will be presented. 
The reference waveforms produced to compute the PWM signals are shown in Figure 5-6. In 
a), the reference waveforms for the fault tolerant state is presented, and the steady state 
references are shown n b). The change in the waveforms is based on the calculations in 3.2. 
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Figure 5-12 Reference Waveforms, a) RMM b) Steady State, T1 (■), T2 (■), T3 (■) 
The triangular carrier waveform is set to a frequency of 2100Hz and can be seen in Figure 
5-15 and Figure 5-16. To obtain the correct waveform, the repeated sequence block is used. 
The sequence is defined based on the time step of the model, and not the wanted frequency. 
This is to prevent distortion in the shape and amplitude of the waveform. The time step for the 
model is set to 119.05µs. The period of the waveform is set to four times this time step. 
The carrier waveform is compared to the reference waveform to produce the PWM signals. 
The computation of the amount of capacitors that should be inserted in addition to reference 
waveform for T1 are plotted in Figure 5-13 for steady state The waveform is 50Hz, and it has 
the expected amplitude. The arm modulation index is set to 0.9, but since the arm references 
are scaled down and shifted by 0.5, the reference amplitude will change accordingly. It can be 
seen that the calculated amount of SMs inserted corresponds well with the reference 
waveform. In Figure 4-18 the same waveforms are plotted for the fault tolerant state. It is 
clear that the maximum amount of SMs inserted is reduced. 
 
Figure 5-13  T1 Reference (■) and #SMs ON (■), Steady State 
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Figure 5-14, T1 Reference (■), #SMs ON (■), RMM 
The PWM signals for the upper arm in phase A for steady state can be seen in Figure 5-15. In 
this plot, the green line is the PWM signals, the blue line is the reference waveform and the 
red line is the triangular carrier. It can be seen that the reference waveform amplitude is equal 
to the triangular carrier amplitude. In Figure 5-16, the PWM signal for fault tolerant state is 
shown. The peak of the reference waveform goes to zero when the fifth SM should have been 
switched with the PWM signals.  
 
Figure 5-15 ■Triangular Waveform, ■Reference Waveform and ■PWM Signals, T1, Steady State 
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Figure 5-16 Triangular Waveform (■),Reference Waveform (■) and PWM Signals (■), T1, RMM 
In Figure 5-17 the voltage measurements, control signals and current in T1 is presented. The 
color boxes shown in the y-axis represents the different SMs in T1. They are sorted from red 
to purple.. The red and purple color represents SM 1 and 5 respectively. The labeling of the 
converter circuit can be seen in Figure 5-1. In c), the current is plotted together with the signal 
for the amount of SMs to be inserted. For this analysis, only the polarity of the current is 
interesting. The data type chosen for the voltage measurements is int8. This means that the 
measurements will show as whole integers. In Appendix 5, the choice of PWM SM is shown 
together with the amount of SMs inserted and the control signal for SM1 in B1. 
If the current is positive, it will insert the SM with the highest label number when equal 
voltage values are measured and vice versa. To reduce the number of switching done in the 
circuit, this algorithm should be changed to account for equal measurements. The balancing 
algorithm can be seen in Appendix 7. For further verification, more plots of these signals are 
included in Appendix 5. 
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Figure 5-17 a) Voltage Measurements, b) Control Signals c) ■Arm Current and ■Amount of SMs to 
be inserted, T1 
5.7 Hardware in the Loop Steady State Results 
The measurements registered by the oscilloscope in steady state will be presented in this 
section. The input DC-link is set to 250V, and the phase load is 12.5Ω. Originally, the 
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resistive load should be 27Ω. One of the available resistances was coupled in and measured to 
be 9.12Ω. Without further testing, it was assumed that the resistances were equal, and three 
resistances were coupled in series per phase. In the process of analyzing the results, this 
mistake was revealed because of the high current measured and the high losses in the 
converter. 
The load inductance was adjusted by measuring the phase shift between voltage and current 
with a three phase AC supply, the resistive load and the inductive load coupled in series. The 
resistive value used in this calculation was wrong, and the inductance was therefore set on 
18.7mH instead of the planned 40mH. Because of the time limitations, the measurements 
were not done again with the planned parameters. Calculations based on basic circuit theory 
to confirm these arguments can be seen in chapter 6.1. 
5.7.1 Voltages in Steady State 
In this section the capacitor voltages will be investigated.Figure 5-18 shows the output phase 
voltages. The phase shift between phase A and B is 118.3°, phase B and C is 121.9° and 
phase A to C is 119.8. The amplitudes are approximately 100V and the phases are 
approximately 120° shifted. The fundamental frequency component of the phase and line to 
line voltages are shown in Table 5-4, whilst the Fourier analysis up to 7000Hz can be found in 
Appendix 3. The amplitudes differ with 1.1V at the largest. These differences are quite small 
and one central source of error is the voltage measurement modules. Since they are 
constructed to measure voltages up to 400V, the measurement error could be large for values 
around 50V. The voltage measurements error will affect the balancing algorithm to 
potentially insert the wrong SM considering the actual voltage values in the circuit. This will 
again affect the arm voltages, phase voltages and line to line voltages. 
 
Figure 5-18 Phase Voltages, CH1:Va, CH2:Vb, CH3:Vc, Steady State, Hardware Setup 
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Table 5-4 Fourier Analysis, Fundamental Frequency, Hardware Setup, Steady State 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude [V] 90.6 91.5 91.7 158.1 158.4 155.6 
Phase Angle [°] 105.2 -136.5 -14.6 132.8 12.1 -107.8 
Phase Shift[°] A-B B-C C-A AB-BC BC-CA CA-AB 
 118.3 121.9 119.8 120.7 119.9 119.4 
The harmonic spectrum of phase A voltage is presented in Figure 5-19. It can be seen that the 
second and fifth order harmonic is significant. The reason behind and a solution to cancel 
them should be found for future use of this setup. 
 
Figure 5-19 Harmonic Spectrum Phase A Voltage, Steady State, Hardware Setup 
In Figure 5-20, the phase A and upper arm voltage is plotted. They are 180° phase shifted, and 
the levels in the arm voltage are approximately 50V. The value of each level is approximately 
similar which indicate balanced capacitor voltages. The phase A and lower arm voltage is 
presented in Figure 5-21. The lower arm voltage is in phase with the phase voltage.  
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Figure 5-20 Upper Arm and Phase A Voltages, CH1:Va, CH2:vcp, Steady State, Hardware Setup 
 
Figure 5-21 Lower Arm and Phase A Voltages, CH1:Va, CH3: vcn, Steady State, Hardware Setup 
In Figure 5-22, the line to line voltages are shown. The different levels are more distinct for 
these measurements. The phase voltages are measured across the phase load. Since the load 
neutral point is different from the DC-link neutral point, the phase voltages will have more 
levels than the line to line voltages. The fundamental frequency components are presented in 
Table 5-4. The voltage amplitude vary between 155.6 and 158.4V, whilst the phase shift span 
from 119.4° to 120.7°. 
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Figure 5-22 Line to Line Voltages, CH1:VAB, CH2:VBC, CH3:VCA, Steady State ,Hardware Setup 
5.7.2 Currents in Steady State 
The phase currents during steady state are presented in Figure 5-23. The shapes are 
sinusoidal, and they appear balanced. In order to evaluate the waveforms, the Fourier analysis 
of the fundamental component is presented in Table 5-7. The phase C current’s amplitude is 
0.1A lower than the two other phases, and the phase shifts varies from 119.3° to 120.9°. 
Table 5-5 Fourier Analysis of Phase Currents, Fundamental Frequency, Steady State, Hardware Setup  
PARAMETER PHASE A PHASE B PHASE C 
Magnitude [A] 6.7 6.8 6.7 
Phase Angle [°] 97.3 -22.5 -143.4 
Phase Shift[°] A-B B-C C-A 
 119.8 120.9 119.3 
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Figure 5-23 Currents, CH1:ia, CH2: ib, CH3: ic, Steady State, Hardware Setup 
In Figure 5-24, the arm currents are presented. It is clear that the upper and lower arm currents 
are 180° shifted in relation to each other, but the shape is different from the simulation results. 
A Fourier analysis of the low order harmonic content of current in T1 is presented in Figure 
5-25. The amplitudes of the harmonics are represented as the rate value compared to the 
fundamental. The fundamental component has amplitude 0.9A. It can be seen that the 
expected 2
nd
 order harmonic has amplitude of 0.28. In addition, the 6
th
 order harmonic has 
amplitude 0.26. Numbers for higher order harmonics are included in Appendix 3. 
 
Figure 5-24 Phase A Currents, CH1:ia, CH2:ip, CH3:in, Steady State, Hardware Setup 
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Figure 5-25 Harmonic Contents of Current in T1, Steady State , Hardware Setup 
5.8 Hardware in the Loop Fault Tolerant State 
In this section, the results from the hardware setup in fault tolerant state will be presented. To 
simulate a fault in SM1 in T1, the arm connection point is moved from point 1 on IGBT 
module 1 to point 1 on IGBT module 2. In Figure 5-26, the brown wire which enters in the 
lower right corner is connected to the second IGBT module instead of the connection marked 
I. 
 
Figure 5-26 Bypass of SM1 in T1 
Since some unexpected current peaks appeared, the setup was run with an input voltage of 
100V. The mean capacitor value becomes approximately 20V. In Figure 5-25, the unexpected 
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current peaks are shown. Only the currents in phase A are affected, and the peaks are not 
periodic and the magnitude varies. One of the small peaks is shown here, but they can reach 
10A in magnitude with 100V DC input. Since they are not periodic, they were not observed 
before the voltage supplies to the gate driver interface cards started to signal an error. They 
were no longer able to deliver enough current to the gate driver cards for input voltages above 
200V. The overcurrent protection connected to the LEM modules is implemented to switch 
off the DC-link for currents above 10A, it is therefore confirmed that this protection is not 
working as intended. 
 
Figure 5-27 Current Measurements in T1(■), T2(■), T3(■), B1 (■), B2 (■) and B3 (■), Mobile Meters, 
Reference Modification 
5.8.1 Voltages with Reference modification 
In order to investigate the behavior of the RMM, the phase and line voltages are measured. 
The phase voltages can be seen in Figure 5-29. The amplitudes are approximately 40V and 
the phase shifts are close to 120°. The Fourier analysis of the fundamental frequency is 
presented in Table 5-6. The magnitude of the 50Hz component is around 34V. Figure 5-28 
shows the harmonic spectrum of phase A up to 7000Hz. There are several lower order 
harmonic components that should be canceled in order to reduce losses in the circuit.   
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Table 5-6 Fourier Analysis, Voltages, Fundamental Frequency, Hardware Setup, RMM 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude [V] 34.0 33.9 34.5 60.2 60.3 59.8 
Phase Angle [°] 83.9 -35.3 -155.5 137.2 16.7 -103.0 
Phase Shift[°] A-B B-C C-A AB-BC BC-CA CA-AB 
 119.2 120.2 120.6 120.5 119.7 119.8 
 
Figure 5-28 Harmonic Spectrum for Phase A, RMM, Hardware setup 
 
Figure 5-29 Phase A Voltages, Reference Modification 
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Figure 5-30 Reference Modification, Line to Line Voltages, CH1:VAB, CH2:VBC, CH3:VCA 
Figure 5-31 shows the arm voltages in phase A and the phase A output voltage. It can be seen 
that the arm voltages now have four levels. The four levels are made by the remaining four 
SMs in T1. In B1, one voltage level is lost due to the parallel coupling of the DC-link, see 
chapter 3.2. 
 
Figure 5-31 Reference Modification, Phase A Voltage, CH1:VA, CH2:vap, CH3:van  
5.8.2 Currents with Reference Modification 
Figure 5-32 dislpays the phase currents. They are approximately 120° shifted, and the 
amplitudes are visually equal. A Fourier analysis is performed to investigate the fundamental 
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frequency component. The magnitude and phase angle can be seen in Table 5-7, and more 
frequencies are included in the Appendix 4. The phase A magnitude is 0.1A higher than for 
the two other phases, and the phase shift differs with 3.8°. 
Table 5-7 Reference Modification, Fourier Analysis of Phase Currents, Fundamental Frequency, 
Hardware Setup,   
PARAMETER PHASE A PHASE B PHASE C 
Magnitude [A] 2.7 2.6 2.6 
Phase Angle [°] 30.5 -89.1 152.6 
Phase Shift[°] A-B B-C C-A 
 119.6 118.3 122.1 
 
Figure 5-32 Reference Modification, Phase Currents, CH1: ia, CH2: ib, CH3: ic 
In Figure 5-33, the currents in phase A are shown. Two measurements are included in order to 
show the difference in magnitude and the place within the period at which it occurs. In the 
graph to the left, the peaks appear after the phase current minimum, in contrary to the right 
where the peaks occur right before the phase current minimum.  These peaks are not periodic, 
and several measurements were required to show them. In Figure 5-27, it can be seen that 
when there is a peak in the arm currents for phase A, the rest of the phase currents have a peak 
with the opposite polarity. This is expected based on KCL. 
5.8.2.1 Arm Current Peaks Analysis 
A Fourier analysis of the arm currents are performed, and can be seen in Figure 5-34. It is 
clear that they contain more harmonics compared to steady state. The harmonic content of the 
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current in T1 is much higher than for B1. The third order harmonic is particularly high with 
amplitude of 1.2. Although the arm currents are distorted, the phase current is not noteworthy 
affected. Possible sources of these peaks are; 
 Voltage difference between phases or arms 
 Circulating current harmonic caused by under dimension of arm inductors 
 SM1 bypass is not correct 
 Control code error 
 Current leakage from SM1 gate driver card 
 
  
Figure 5-33 Reference Modification, Phase A Currents, CH1: ia, CH2: ip, CH3: in 
 
Figure 5-34 Harmonic Contents of Current in T1, RMM , Hardware Setup 
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The voltage supplies for the gate driver interface cards were no longer able to supply enough 
current for input voltages above 200V. A reason for this might be a leakage current from the 
gate driver cards into the circuit. Another possible source of error could be that the bypass of 
SM1 is not done in a proper way. The reason and a solution to limit these currents should be 
found in order to use this method for fault tolerant control.  
In order to investigate the voltage difference between the two arms in phase A, the voltages 
across the arms were measured. The actual voltages across the arms have been measured 
previously, but the aim now is to evaluate if there is a major voltage difference between va01 
and va02. These two points were measured related to the DC link neutral, marked with the 
ground symbol in Figure 5-4. The voltages can be seen in Figure 5-35. The difference 
between these two voltages is very small and is not likely to cause the current peaks. 
 
Figure 5-35 Arm Voltages, CH1:va01, CH2:va02 
Figure 5-36 shows that the shape of the upper arm current changes in the period right before 
and right after one of the peaks. When higher order harmonics are present in the arm currents, 
the impedances for the capacitors and inductances present in the circuit changes 
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Figure 5-36 Arm Voltage and Currents, CH2: vcn, CH3:ip, CH4: in 
The bypass of SM1 might not be correctly connected. The capacitor voltages with 100V. DC 
link and fault tolerant state are therefore investigated. It is expected that the capacitor voltage 
in SM1 will be approximately 7.5V. at all times. This is because it is charged by the gate 
driver interface card. Figure 5-37 shows that the capacitor voltage for SM1 has the expected 
value, and the rest of the voltages are balanced around 20V. Because the time constant of the 
SM circuit is approximately 155s, it is not likely that 7.5V in the capacitor can cause the arm 
current peaks. 
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Figure 5-37 Capacitor Voltages during, RMM, 100V. DC 
Figure 5-38 shows that before the current peaks appear, there is a deviation in the arm 
currents waveforms; 
 negative current in B3 have a higher minimum point than the other currents at 
0.0075s 
 current in T2 have an even higher minimum point at 0.011s 
 current in B2 stays positive for a long time 
 current in T1 and B1 increase suddenly at 0.0175s 
The current peaks increases very fast. This manner of increasing might be caused by a short 
circuit caused by the irregularities. Because of the time contraints of this project, the current 
peaks were not further investigated. For further work the control code should be evaluated to 
reveal if it is the reason for these peaks. 
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Figure 5-38 Arm Currents, a)Steady State, b) Fault Tolerant State, T1(■), T2(■), T3(■), B1 (■), B2 
(■) and B3 (■), 
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Chapter 6  
Comparison of Simulation and 
Hardware Results 
 Introduction 
In this chapter, the simulation and hardware results will be compared. First a basis for 
comparison is presented in 6.1. In 6.2, a comparison between the steady state values and 
waveforms are presented. In 6.3, a comparison of the results with RMM implemented is 
included. In 6.4, the simulation results in steady and fault tolerant state is compared. This 
comparison is also done for the hardware results. 
In order to evaluate the validity of the results obtained in this thesis, a discussion of the 
possible sources of error is presented in 6.5. In both a simulation and hardware setup, the 
accuracy of results have an impact on the validity, this is discussed in 6.6. 
6.1 Comparison basis 
The simulation model was run with the parameters presented in Table 4-1, and the hardware 
setup was planned to run with the same load equal to 27 Ω and 40mH per phase. The load 
resistance in the hardware setup was by mistake set to 12.3Ω The phase shift between current 
and voltage when the load was coupled in series with a three phase AC supply was 1.4ms 
which is equivalent to 0.4398rad when the fundamental frequency is 50Hz. The load 
impedance is calculated based on the measured currents and voltages in Eq. [6.1], [6.2] and 
[6.3], where        and        are the phase voltage and current and | | is the phase 
impedance length. 
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It can be seen that the voltage and current measurements corresponds well with basic circuit 
theory. In order to compare the simulation results with the hardware measurements, the 
simulation is run with the same parameters. The fundamental frequency components for the 
steady and fault tolerant state for phase voltages and currents will be presented here. These 
values will be used to compare with the Fourier analysis of the hardware measurements. Since 
the shape of the voltage and current waveform will be the same with these parameters, new 
waveforms are not presented. The result from the Fourier analysis is shown in Table 6-1 and 
Table 6-2. 
Table 6-1 Fourier Analysis Steady State, 250V. DC-link 12.2Ω and 18.7mH 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude[V] 106.92 106.95 106.88 185.25 185.13 185.19 
Magnitude[A] 7.74 7.74 7.74 
 
Table 6-2 Fourier Analysis Fault Tolerant, 100V. DC-link 12.2Ω and 18.7mH 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Magnitude[V] 42.83 42.72 42.55 74.2 73.91 73.73 
Magnitude[A] 3.1 3.09 3.08 
 
6.2 Steady State Comparison 
In this sub chapter, a comparison of the simulation model and hardware setup results in steady 
state will be presented. The simulation model was described and results presented in Chapter 
4, whilst the hardware setup and results description was presented in Chapter 5. The 
comparison is focused on the Fourier analysis results. The main figures will be repeated here. 
The phase and line to line voltages are repeated in Figure 4-11, Figure 5-22 and Figure 5-18. 
The time step in the simulation model is 5μs and 119.05μs for the hardware control. This 
means that for the simulation model, the PWM signals have a much higher precision than in 
the physical setup. The time step in the physical setup is the minimum for which the processor 
was able to compute the control signals in real time.  
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The phase and line voltages from the simulation can be seen in Figure 4-11, repeated below. 
The phase voltages have a slightly different shape than for the hardware results in Figure 
5-18, repeated below. In the hardware result, the shapes of the peaks are more flat. A possible 
source of error could be that the load neutral point was grounded. If this was the case, the 
amount of voltage levels in the phase output would be five. The voltage levels are difficult to 
distinguish in Figure 5-18. If there were only five levels it is probable that the levels would be 
more distinct. In the laboratory, the load neutral is not grounded on purpose. One possibility is 
that since the chassis of both the resistive and the inductive load is grounded, this might 
impact the results since a ground current might be present. Other possible sources to this 
difference are the time step for which the control is run, or the oscilloscope measuring 
potential. 
The line to line voltages in the simulation model also have a different shape than for the 
hardware results. In Figure 5-20, it can be seen that the amount of voltage levels in the line to 
line voltages are eight. This amount would be the same, either if the load neutral is grounded 
or not.  
 
Figure 4-11 Phase and Line-Line Voltages, Steady State, Simulation Model 
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Figure 5-18 Phase Voltages, CH1:Va, 
CH2:Vb, CH3:Vc, Steady State, Hardware 
Setup 
 
Figure 5-22 Line to Line Voltages, CH1:VAB, 
CH2:VBC, CH3:VCA, Steady State, Hardware 
Setup 
In order to investigate the reason for the different voltage shapes, a comparison of the arm 
voltages is done. The simulation T1 and B1 arm voltage is shown in Figure 4-13. The arm 
voltages range between 0 and 250V whilst the phase voltage ranges between -125 and 125V. 
In Figure 5-20, the voltage across T1 and phase A in the hardware setup is shown. These 
voltages oscillate around the same neutral point. Since it is not possible with negative voltage 
across the capacitors, it is clear that the actual arm voltage should be shifted in magnitude. 
Based on these observations, the different shapes for phase and line voltages might be caused 
by the measurement potentials in the oscilloscope. To further investigate the reason behind 
this, the voltage between load neutral and DC-link neutral should be measured. 
 
Figure 4-13 Arm and Phase Voltages, Phase A, 
Simulation Model 
 
Figure 5-20 Upper Arm and Phase A Voltages, 
CH1:Va, CH2:vcp, Steady State 
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The voltages fundamental frequency magnitudes are compared and the result can be seen in 
Table 6-3. There is a magnitude difference of approximately 15 % between the simulation and 
hardware result. One of the possible sources of error is the estimated arm resistors added in 
the simulation model. This resistor is 1Ω. Based on these results, the resistive losses in the 
wiring might be larger than expected. Another central cause of error is the actual load 
inductance value inserted in the physical setup. An old step less adjustable inductance is used. 
Since it has an iron core, the available RLC meters was not able to supply enough current to 
magnetize the core. The inductance was therefore measured by the phase delay it caused when 
the three phases with load was connected directly to an AC voltage source. The phase angle 
was measured using the cursor function in the oscilloscope. Since the cursors are adjusted by 
hand, the phase angle measured could differ from the actual phase angle in the circuit. The 
inductance is very old, so leakage currents could exist and create a different inductance when 
higher voltage is applied. The inductance was measured with 70V 50Hz AC supply. 
Table 6-3 Hardware Percentage Deviation from Simulation, Voltages, Fourier Analysis, Steady State 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Voltage 
Deviation 
-15.3 % -14.4 % -14.2 % -14.7 % -14.4 % -16.0 % 
Current 
Deviation 
-13.4 % -12.1 % -13.4 % 
 
The shapes of the phase currents are approximately equal, and can be seen in Chapter 4 and 
Chapter 5. The percentage change in amplitude between the simulation results and the 
hardware results can be seen in Table 6-3. The current increase between the two setups is 
approximately 13 %. The arm currents in the hardware setup have a larger 6
th
 order harmonic 
than in the simulation model. The cause of this component is probably that the arm inductance 
is not properly dimensioned for the setup. This should be investigated in further work on this 
topic. 
6.3 Reference Modification Comparison 
In order to investigate the behavior of the simulation and hardware setup with the RMM 
implemented, both the voltage and current measurements are compared in this subchapter. 
Unexpected arm current peaks in T1 were observed in the hardware setup, and the voltage is 
therefore limited to 100V in the DC-link.  
The phase and line fault tolerant voltage measurements for the simulation model is repeated 
here in Figure 4-18. And the voltage measurements from the hardware setup are repeated in 
Figure 5-30 and Figure 5-31. The shape difference in the fault tolerant state is the same as 
described for the steady state in 6.2. The phase voltage waveforms for the hardware setup are 
not properly balanced. It can be seen that the particularly phase A is distorted for the lower 
voltage values. This is the RMM compensated period of the waveform. Because of the arm 
current peaks, the voltage waveforms were not expected to meet the requirements in the fault 
tolerant state. 
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Figure 4-18 Phase and Line-Line Voltages, All Phases, RMM 
 
Figure 5-30 Phase Voltages, CH1: VA, CH2: 
VB, CH3: VC, Reference Modification 
 
Figure 5-31, Line to Line Voltages, CH1:VAB, 
CH2:VBC, CH3:VCA, Reference 
Modification 
The fundamental voltage difference between the simulation and hardware result is 
approximately 20 %, in contrary to 15 % for the steady state results. It is assumed that the 
main cause of the larger difference is the unexpected current peaks causing larger losses in the 
circuit. 
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Table 6-4 Hardware Percentage Deviation from Simulation, Fourier Analysis, RMM 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Voltage 
Deviation 
-20.6 % -20.6 % -18.9 % -18.9 % -18.4 % -18.9 % 
Current 
Deviation 
-12.9 % -15.9 % -15.6 % 
 
The arm voltage waveforms are similar for the simulation model and the hardware setup in 
fault tolerant state, and are therefore not repeated here. The comparison between phase current 
magnitudes is presented in Table 6-4. They deviate with approximately 15 %, but the 
deviation is lower for phase A. This result indicates that some of the arm current should have 
supplied the load is dissipated in the circuit. This dissipation can be seen in the arm current 
peaks, discussed in 5.8.2.1. 
6.4 Comparison of Steady and Reference Modification State 
In this section, the steady state results from both the simulation model and the hardware setup 
are compared with the fault tolerant state. The comparison is based on the fundamental 
frequency magnitude calculated by Fourier analysis. The simulation comparison is presented 
in Table 6-5. It can be seen that the difference in magnitude for the fundamental frequency is 
very small. 
Table 6-5 Comparison Steady State versus RMM, Simulation Model 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Steady State [V]  110 110 110 190 190 190 
RMM [V] 110 110 110 190 190 190 
Deviation from 
Steady State 
0. % 0 % 0 % 0 % 0 % 0 % 
In order to compare the results in steady state with the results from the reference modification 
method, the magnitude values are scaled to the DC-link voltage level. The difference in 
magnitude based on this computation can be seen in Table 6-6, and is from 4.8% to 7.4 %. In 
a physical setup, the voltage level impacts more than just the voltage. One example is the 
wires resistances which increase with temperature. With an increased voltage, the current 
increases as a consequence. This leads to higher losses and higher temperature in the wires. 
This kind of analysis is therefore more reliable for simulation results. The voltage magnitudes 
decreased for all three phases, even though the arm current peaks are only present in phase A. 
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Table 6-6 Comparison Steady State versus RMM, Hardware Setup 
PARAMETER PHASE A PHASE B PHASE C LINE AB LINE CA LINE BC 
Steady State 
Magnitude/250 
0.36 0.37 0.37 0.63 0.63 0.62 
RMM 
Magnitude/100 
0.34 0.34 0.35 0.60 0.60 0.60 
Deviation from 
Steady State 
-6.18 % -7.38 % -5.94 % -4.81 % -4.83 % -3.92 % 
6.5 Sources of Error in Simulation and hardware Setup 
This section is included to summarize the sources of error for the tests done throughout this 
project. Sources of error are mentioned in the text when necessary. In order to give a better 
insight of the results validity, they are also reviewed in this subchapter. 
The simulation model is made in Simulink and SimPowerSystems. During the work with this 
project, the mathematical equations behind these models have not been investigated. The 
models which the SimPowerSystems components are based on have a great impact on the 
validity of the results. The results could be valid for some applications, and not for others. 
Since a simple system with a DC-link and a passive load is investigated, it is assumed that the 
basis behind the software components is good enough for this purpose. It is also a well proven 
simulation tool. 
Another possible source of error for the simulation results are the possibility of measuring in 
one location, and presuming the measurement is done at another. The risk of doing this is 
small because the voltage and current measurements are observed many times, and a possible 
mistake would probably be discovered. 
The hardware setup has multiple sources of error. It is a complex setup with numerous wires 
and connections which could potentially have bad contact or be coupled to the wrong point. 
Many of the malfunctioning connections and wires were removed during the fault testing part 
of the project, however some can still remain. When the voltage measurement boards were 
included in the setup, they had several faults. One of them had a short circuit which led to an 
output of 14V. when only the supply voltage was connected. Similar faults can damage the 
control equipment, and attention should be paid to these cards in further use of the setup. 
Also, many of the soldered points in these cards have a bad contact. Faults in the voltage 
measurements may create a fault in the arm voltages which would propagate to the load 
voltage. 
In order to have proper measurement values in the control system, they are coupled to BNC 
contacts and further to the dSPACE connector panel. Even though the measurements done by 
the LEM module cards and are correct, there could be interference between the signals before 
the measurements have reached the connector panel. The risk of interference would be higher 
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when the setup is run at higher voltage levels. Interference can also distort the control signals 
before they reach the IGBTs. To lower the risk of this, low-pass filters are included in the 
Gate Driver Interface cards. The cables between these cards and the distribution board carry 
digital TTL signals in flat cables. These cables are quite long, and the possibility for 
interference is quite large. For future use, shielding of these cables should be considered. 
The values of the components included in the setup are also possible sources of error. The 
capacitors have not been used before in a setup, it is therefore assumed that the accuracy of 
these values is higher than for the other components. The arm inductors were used for the 
previous construction and there is a possibility that they have been affected by something 
during the time connected to the setup. The load components are old, and the actual values 
could differ more than usual for higher currents. The load resistor would heat up if the setup is 
running for a longer period of time. The load inductor value is set by adjusting the step less 
length of an air gap. To measure the inductance, a three phase AC source was connected in 
series with the load resistor and inductor. The phase angle was measured by oscilloscope, and 
the inductance calculated by this result. The phase angle is measured by using the cursor 
function, and adjusting by hand which is a large source of error. Since the air gap length is 
step less, it might vary if touched, with or without purpose.  
6.6 Accuracy of Results 
In order to discuss the accuracy of the simulation results, the deviation from the ideal 
reference waveforms to the actual output is investigated. This is performed by subtracting the 
reference waveform in the upper arm of phase A from the actual voltage measured across this 
arm in the simulation model. The result can be seen in Figure 6-1, to the left a) with a 250V. 
DC-link and load equal to 27Ω and 40mH and to the right b) with 12.2Ω and 18.7mH. The 
50Hz component of this signal is found, by the Power Gui FFT Analysis Tool, to have a 
magnitude of 3.172 V for a) and 6.902V for b). It is clear that a larger inductance reduces the 
voltage ripple. 
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Figure 6-1 Deviation from Reference waveform, a) 27Ω and 40mH b) 12.2 Ω and 18.7mH, Phase A, 
Steady State, Simulation Model 
The calculation of the deviation between the reference value and output value for the 
hardware setup is not performed due to time limitation. The accuracy of the hardware 
measurements is dependent on the measurement equipment. The equipment list is presented 
in Table 5-2 on page 43. The measurements taken by the oscilloscope used either a 
differential probe or a current clamp. Both types of measurements are affected by the length 
of the wire connected to the measuring point. A further analysis of the accuracy of the 
hardware setup should be performed to ensure the validity of the results. 
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Conclusions  
The work on this thesis has included an investigation of the Modular Multilevel Converter 
(MMC). A new fault tolerant control method has been developed, based on an idea of 
modifying the reference waveforms to maintain balanced line to line voltages. The 
investigation of the method has been performed theoretically, by computer simulation and 
laboratory tests. 
Theoretically the Reference Modification Method (RMM) has proven valid to the extent 
investigated in this report. The commercial value of the method is assumed to depend greatly 
on the amount of Sub Modules (SM) present in the design. For larger numbers of SMs, the 
period to be compensated becomes smaller per faulty SM. The amount of SMs that can be 
bypassed should be calculated in further investigation of the method. This number could be a 
percentage of the total amount of SMs in the converter. Based on the results in this thesis, this 
percentage will be smaller than 33%, for an arm modulation index equal to or greater than 
0.95. 
The computer simulation results indicate that the voltages and currents remain balanced when 
the new method of fault tolerant control was implemented. A detailed analysis of accuracy 
was not performed, but the measurements in the model showed no deviation for voltages    
 . 
The steady and fault tolerant state phase and line voltages had equal magnitudes and a 120° 
phase shift for the fundamental frequency. 
The load neutral point voltage potential deviation from the DC-link neutral is assumed to 
impact the phase voltages during fault tolerant state to a great extent. In the case investigated, 
the load neutral is not connected to ground. The fluctuations in the phase voltages are 
eliminated in the computer simulation results, and this is assumed to be related to the choice 
of ground point. 
The prototype configured during the work with this thesis has given satisfactory results in 
steady state. Although, the harmonic spectrum for the phase voltages and arm currents should 
be improved in order to use the setup for verification of the method. The arm currents have a 
significant 6
th
 order harmonic component which is assumed to be caused by under 
dimensioned arm inductors. A detailed analysis of the accuracy of the hardware 
measurements should also be done in order to document the behavior of the converter. 
Steady state values from simulation and hardware differ with approximately 15 %. This 
deviation could be caused by underestimation of the resistive losses in the hardware circuit, 
the 6
th
 order harmonic in the arm currents or the higher harmonic content in the output 
voltages. Other possible sources of error should also be investigated especially if 
improvements in these factors do not lead to a smaller or acceptable deviation. 
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The fault tolerant control was run on the hardware. The arm voltage measurements show the 
expected shapes and amplitudes in the faulty phase related to the control implemented. The 
phase voltages show a deviation by 6-7 % from the steady state values and the line voltages a 
deviation of 4-5 %. An unexpected peak in the arm currents in the faulty phase was observed. 
These peaks were not periodic, and had varying peak amplitude. They could be caused by 
either hardware or software errors. The hardware setup should be further investigated to 
reveal the cause behind these current peaks.  
Further Work 
This thesis work has investigated the feasibility of a new fault tolerant control method for 
component failures within the MMC circuit. Further work on this topic should involve 
evaluation of the simulation model. The control algorithm should also be tested in a model 
where the input and outputs of the converter is not constant. In addition an accuracy analysis 
should be performed in order to make further conclusions on the results obtained in this 
thesis. 
The prototype parameters should be evaluated and improved in order to verify the method on 
this setup. Particularly, it is likely that the arm inductors do not have the proper inductance in 
relation to the rest of the setup. There are also some improvements to be made on the current 
and voltage sensors in order to obtain better accuracy in the results. 
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Appendices 
Appendix 1 Simulation Model Topology 
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Appendix 2 Fourier Analysis of Simulation Results 
Fundamental Frequency Phase Voltages and Line to Line Voltages, All Phases, RMM 
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Phase B: Frequencies up to 7000Hz, RMM: 
 
Phase C up to 7000Hz, RMM 
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Appendix 3 Fourier Analysis of Hardware Steady State  
Voltages, Steady State, DC-link=250V. Hardware setup: 
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Voltages, Steady State, DC-link=50V. Hardware setup: 
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Current in all phases Steady State DC-link=250V, Hardware Setup: 
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Current in T1 Steady State DC-link=250V, Hardware Setup: 
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Current in T1 Steady State DC-link=50V, Hardware Setup: 
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Appendix 4 Fourier Analysis Fault Tolerant, Hardware Setup 
Current analysis: 
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Appendix 5 Control Signals Results for Verification 
To further verify the control signals, two more plots are provided. Plot a) is for the upper arm 
in phase A, and plot b) is for the lower arm in phase A. 
a): 
 
b): 
 
The switching signal for SM 1 in B1 is the blue line, whilst the choice of PWM SM in this 
arm is shown in the red line. The green line shows the amount of SMs to be inserted in 
addition to the PWM SM. The blue PWM signal has a different y-axis scale to better show 
this signal. It can be seen that each time the red line is equal to 1, the blue signal oscillates 
according to the PWM signal. The rest of the time, it is either OFF or ON. This shows that the 
switching procedure described in 4.1.1.1 is followed. 
Choice PWM SM (■),Amount of SMs Inserted (■) and the Switching signal for SM 1 (■), 
Lower Arm Phase A: 
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Appendix 6 Arm Currents, LEM Modules, ControlDesk 
To investigate the current measurements, which are the only components that have not been 
tested separately; the measurements are taken with no voltage in the setup. The measurement 
circuit requires a voltage supply, when this supply is turned on the values changes. This 
supply voltage also closes the contactors T and B, in addition to the bypass of the charging 
resistor. There is a gain added in the Simulink model which is set to 100 in this case. The 
correct gain is 166 because the LEM modules used for these measurements are 50-p and the 
wire goes through each LEM module three times. The voltage input to dSPACE have been 
measured with a multimeter at 0.7V with the supply on, this corresponds well with the graph. 
The supply for the LEM modules are fed through a 230V. AC plug. It can be seen in the 
figures that the offset values vary with 50Hz, but since it is not sinusoidal, the signals could 
be filtered in Simulink for a better result. 
One of the LEM modules is a 100-p which should have had six windings to match the 50-p 
with three windings rating. This module has seven windings, and it therefore has an amplitude 
higher than the rest. 
Current Measurements with Supply 
Voltage OFF: 
 
Current Measurements with supply voltage 
ON: 
 
  
Appendices 
108 
Appendix 7 Balancing Algorithm 
The Balancing algorithm is implemented in Simulink like a MATLAB function. The extra if 
loop for the case with a fault in SM 1 in the upper arm of phase A is included but commented 
out. The xx_on signal consists of the number of modules for each arm that should be inserted. 
The pwm SM will add to that number. The pwm array that is an output of this code contains 
the number of the cell that should performe PWM for each arm. The indexes for this array is 
equal to the current and voltage arrays and matrices.: 
function [pwm,V] = onoff(xx_on,vau,val,vbu,vbl,vcu,vcl,iarm) 
%#codegen 
%i=(iau,ibu,icu,ial,ibl,icl) 
 %V=(vau';vbu';vcu';val';vbl';vcl'] 
%vau(1)=int8(0);In the hardware model it is necessary to set the value to 
zero before the other capacitors are charged 
V=int8(zeros(6,5)); 
  
pwm=int8(zeros(1,6))'; 
  
[~,Vsort]=(sort([vau';vbu';vcu';val';vbl';vcl'],2)); 
  
%counting to find the pwm cell, k=(au,al,bu,bl,cu,cl) 
k=int8(zeros(1,6)); 
i=int8(0); 
while i<5  
    i=int8(i+1); 
for j=1:6 
    if iarm(j)>0 
        Vsort(j,:)=fliplr(Vsort(j,:)); 
    end 
     
        %%%Signals to phase a 
     %fault in cell1: 
%     %%the sorting will put the index 1 at place 1 or 5 depending on  
%     %the current direction, to avoid switching of the faulty module  
%     %this if loop is established 
  
 %if iarm(1)>0 && i>1 || iarm(1)<0 && i<5    %this loop  
 if xx_on(j)>0  
V(j,Vsort(j,i))=int8(1); 
xx_on(j)=int8(xx_on(j)-1); 
 elseif k(j)==0 && xx_on(j)==0 
     
     pwm(j)=int8(Vsort(j,i)); 
     
     k(j)=int8(1); 
 end 
   
% end 
     
     
end  
end 
    end   
